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CHAPTER 1

INTRODUCTION

Processor performance has increased steadily over time. With this increase
in speed came dramatically increased power consumption. At this point, the power
wall has been reached, and frequencies are no longer increasing [6]. Performance
gains must now come from some other source. Modern manufacturing techniques do
support larger chips and the logical next step is including many Central Processing
Unit (CPU) cores on a single processor chip.
Making processors with many cores allows for processing performance to continue increasing according to Moore’s law. While the performance of a multi-core
machine certainly exceeds that of a single-core machine, taking full advantage of all
the extra hardware presents a challenge for programmers. Operating Systems (OSs)
traditionally control thread creation and core usage and are very good at handling
threading and memory management. It takes time, however, for the OS to allocate
processes to cores to best utilize hardware. This process scheduling can introduce
latency spikes in executing tasks.
In many applications, deterministic execution time is very important. With
OS interruptions, deterministic software execution is far from guaranteed. OS over-
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head may cause a process that takes 50 microseconds to execute on average to take in
excess of milliseconds to execute [7]. This wide dynamic range cannot be tolerated in
real-time applications in which results must be ready within a tight time constraint.
Examples of real-time applications are pacemakers, nuclear systems, and military
signal processing systems. Because of unpredictable latency spikes, software has traditionally been abandoned in favor of a hardware solution using Field Programmable
Gate Arrays (FPGAs) to perform deterministic calculations because FPGAs don’t
suffer from OS spikes.
If cost and algorithm complexity were irrelevant, then FPGAs are easily the
best choice for an algorithm that needs low latency and high determinism. Because
FPGAs are programmed hardware, latency spikes are nonexistent and determinism
is dramatically improved compared to software. However, the cost of FPGAs is often
much higher than software, and there may be times when firmware written on an
FPGA simply can’t perform certain algorithms without needing far more resources
than are available, particularly memory. Firmware is limited to what can be created
on synthesis, so dynamic loops and variable data sizes can’t run on an FPGA. It is also
possible that an FPGA is simply overkill for the desired application. Also, it may be
that software is working alongside firmware, at which point the complicated algorithm
implemented in software may not be able to fit on the FPGA chip with limited
resources. In each of the previous cases, using software is preferred or necessary, so
finding a way to get determinism in software is important.
To demonstrate the vulnerabilities of executing a parallel algorithm using standard OS thread handling, 10,000 matrix multiplies of 2 128x128 element float matrices
2
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Figure 1.1: Multi-Threaded Timing

were run. These matrix multiplies were executed on a 16-core machine, and the matrix multiply loop was wrapped in an OpenMP pragma to allow the OS to use as
many cores as possible. The results are shown in Figure 1.1, and they demonstrate
why determinism in software is very difficult.
When analyzing Figure 1.1, mean runtime is not important. The most important aspect of these results is the worst-case runtime and standard deviation numbers
presented in Table 1.1. To be deterministic, timing must be consistent, but this timing data shows that this setup is not because the standard deviation is higher than
the mean. The minimum execution time of 0.529 milliseconds occurs when the OS

3

Table 1.1: OS Multi-Threading Timing
Stage

Mean (ms)

Min (ms)

Max (ms)

Std (ms)

Mult

4.32

0.529

47.6

9.102

doesn’t get interrupted. The problem with this, though, is that by allowing the OS
to perform threading, it will interrupt itself often and introduce opportunities for
competing applications to run. Thread migration is helpful for general purpose computing, but it has a negative impact on high performance computing applications
with hard real-time constraints. The worst-case runtime of this dataset is 47.6 milliseconds, which is 2 orders of magnitude higher than the minimum runtime. This
high standard deviation makes using a standard OS with multi-threading for real-time
applications infeasible.
In an attempt to make determinism in software possible, a series of Real Time
Operating Systems (RTOSs) have been developed [7] with the goal of providing the
determinism imposed by real-time constraints by preventing OS interrupts on realtime threads. There are many examples of RTOSs used to achieve high performance,
but they often require a kernel that is highly modified to allow for interrupt preemption, and thus may be incompatible with commodity hardware. This incompatibility
is managed by writing custom hardware device drivers. An alternative to using an
RTOS is to use a standard OS with special settings that allow for applications to
run with virtually no kernel interruptions. Although running a standard kernel elimi-
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nates hardware incompatibility problems while potentially performing better than an
RTOS, it is much more vulnerable to the latencies associated with a standard OS.
The Multi-core Object-oriented Real-time Pipeline Framework (MORPF) is
a pipelined software framework executed in an unpatched Linux kernel with careful
consideration taken to ensure latencies are as low as possible and that OS interrupts
do not occur. The uniqueness of MORPF is the integration of a set of techniques, none
unique in itself, into one software/hardware configuration to achieve what software
traditionally cannot.

5

CHAPTER 2

LITERATURE REVIEW

MORPF builds upon several concepts to achieve the goal of low latency and
high determinism in software. To achieve the determinism desired, the operating
system must either allow for threads to preempt core interrupts, or it must completely
disallow interrupts on cores. Even if the OS is configured perfectly, determinism to
within a few microseconds cannot be achieved unless the software that executes the
algorithm makes effective use of the hardware in the system with no need for external
interruption. This chapter details the constituent parts that must work together to
achieve good results and describes their state of the art.

2.1

Real Time Operating System (RTOS) Options

Traditional operating systems excel at executing software applications with
low average latencies, but do not perform well in applications where determinism
is necessary since OS latency spikes can occur. Suspending threads as is done in
traditional OSs is the cause of these latency spikes. A standard OS suspends processes
to achieve highly efficient task scheduling and interrupt handling. Suspending a
thread, in and of itself, doesn’t introduce unacceptable latency spikes. Resuming said
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threads, however, is where the problems occur. When a thread is suspended by the
OS, it must receive permission to resume. The OS suspends the current task to allow
for the suspended task to run, at a cost of several milliseconds in the worst case. When
software is being executed and results are expected every 100 microseconds, idling
for 2 milliseconds results in failure. Even high priority threads can be preempted
by the OS to allow other high priority threads to execute or to handle interrupts.
Standard OSs simply don’t have a means of ensuring that a single thread cannot be
interrupted or rescheduled. To remedy these problems, RTOSs have been created to
ensure determinism in an environment where interrupts can be issued to supersede a
real-time task [7].

2.1.1

Hard Real-Time vs. Soft Real-Time
When referring to an RTOS, we usually mean a hard real-time OS. In reality,

there are two categories of real-time: soft and hard. Soft real-time applications are
ones in which missing a timeline is not considered a failure. Obviously, even in soft
real-time systems, a very high percentage of data operations must complete in the
allotted time, but missing an update doesn’t mean failure. Video streaming is an
example of a soft real-time application because missing sparse updates doesn’t affect
the user. Hard real-time, however, implies that missing even a single deadline is
defined as a failure. In a hard real-time system, the jitter that is present in soft
real-time systems is unacceptable. Often, achieving hard real-time constraints means
slower average performance in order to guarantee determinism.
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2.1.2

Hard RTOS
A hard real-time operating system is an OS that can guarantee that all task

interruptions are handled in a specified amount of time. As mentioned previously, the
latency spikes associated with interrupts or thread switching can result in numerous
missed deadlines. PREEMPT RT, RTLinux, and Xenomai are all hard real-time
Linux patches that can turn a standard kernel into a real-time kernel. As such, they
ensure determinism but result in slower program execution. For example, a loop
executing on a standard OS may take an average of 50 microseconds to complete, but
have a worst-case latency of 5 milliseconds. That same loop running on a hard RTOS
may take an average of 60 microseconds to complete, but is guaranteed to have a
worst-case execution time of 100 microseconds.
Though there are many RTOSs, Xenomai was chosen initially as the RTOS for
the framework investigated in this work for several reasons. The RTOSs researched all
deliver approximately the same performance; no single RTOS stood out as superior as
far as timing was concerned. Xenomai, however, offers an intuitive Application Programming Interface (API) that allows for easy creation of ultra high-priority threads
that are almost impossible to interrupt. Even high priority external interrupts that
destroy performance in a standard OS are handled so that the real-time thread continues to execute with minimal impact. Along with thread creation, the Xenomai API
offers support for Direct Memory Access (DMA) which is necessary when interfacing
with external cards in hard real-time. With any RTOS, the effectiveness of the OS
depends on how precisely it is configured. Configuring Xenomai is difficult since it
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Figure 2.1: Bound Multiprocessing Example

involves directly patching and rebuilding a standard Linux kernel, but those steps are
necessary to ensure that hard real-time deadlines are met.

2.2

Bound Multiprocessing (BMP)

Bound Multiprocessing is the concept of restricting the cores to which processes can be assigned. Figure 2.1 shows an example of running 3 unique real-time
tasks, each using an individual core of a CPU while the OS is run on a separate core.
Multi-core machines using standard OSs use Symmetric Multiprocessing (SMP) [8],
which runs one instance of the OS on all cores and farms work out to each core according to internal scheduling as shown in Figure 2.2. While running an application
and using multiple cores in an SMP architecture allows the hard-working threads to
work on multiple cores, it can result in numerous L1 cache misses (which are local to
each core) that drastically reduce performance if processes migrate. Along with introducing the potential for local cache misses, allowing the OS to perform scheduling
introduces many context switches that put processes to sleep. To fix the cache miss
problem, BMP can be used to assign tasks to individual cores. To resolve issues with
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Figure 2.2: Symmetric Multiprocessing [2]

the scheduler putting tasks to sleep, using a single core to perform a specified task
allows for all cores to be working independently without need the for rescheduling.
The act of setting core affinity is usually performed by software. QNX, however, has an RTOS called Neutrino that combines an RTOS and BMP core affinity.
With Neutrino, applications can be executed with a core affinity mask, ensuring that
the application can only use the specified cores. Setting core affinity this way ensures
that the OS doesn’t get in the way of the application, and that latencies are very
low [8]. MORPF maintains thread creation and core affinity by itself, but Neutrino
could be used in place of the software thread creation in MORPF. However, Neutrino
fails to provide the pipeline implementation that, when combined with BMP, provides
an extremely efficient way of maximizing the amount of work performed at a given
time.
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Using QNX Neutrino may allow the same benefits as combining Xenomai with
a purely software framework to set core affinity, but such a decision means that the
software architecture is useless without Neutrino. MORPF a software framework that
can work in any OS but is enhanced when combined with an RTOS. This decision
allows for OSs to change as Linux kernels improve, thus making MORPF much more
flexible than if it was tied directly to an RTOS.

2.3

Hardware vs Software Pipelining

The ’P’ in MORPF stands for Pipeline, so it is important to understand what
a pipeline is. When referring to pipelining, there are two equally valid interpretations:
hardware pipelining and software pipelining. While both hardware and software
pipelining are used to maximize the amount of work done in a given time, they
are fundamentally different. Hardware pipelining occurs when different stages of a
task are being executed in parallel with separate dedicated hardware. Figure 2.3
demonstrates pipelining inside a processor where each of the stages (WB, MEM, EX,
ID, IF) have dedicated hardware to perform different stages of successive tasks in
parallel [9].
Software pipelining is performed by compilers, and is similar to loop unrolling.
Whereas hardware pipelining uses dedicated hardware to achieve throughput, software pipelining reorders instructions in a loop to execute multiple iterations in parallel. Figure 2.4 demonstrates how loops can be unrolled using software pipelining.
On the left, Figure 2.4 shows a linear interpretation of instructions across 2 loop
iterations. The task being completed takes 3 stages to complete, so the naive im11

Figure 2.3: Hardware Pipelining Example [3]

Figure 2.4: Software Pipelining Example [4]

plementation is to complete all 3 stages for every iteration. On the right, the figure
shows that after the prologue, which is simply an introductory period, the 3 stages
that are executed in the loop are actually stages from separate loop iterations. The
benefits of this are that stalls that would normally be introduced by complex instructions can be spread out across multiple iterations, resulting in more work being done
in a given time [9].
While these two pipelining methods are different, they have similarities. They
both maximize throughput by outputting a new result with every iteration, and they
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both must fill the pipeline before they begin outputting results on every iteration.
The MORPF framework, while executed in software, resembles a hardware pipeline.

2.4

FastFlow

FastFlow is a C++ Object Oriented (OO) templated framework that allows
for the pipelining and data farming that MORPF can do. FastFlow implements
data exchange with lock-free queues, as does MORPF, so latencies on average can be
very low [10]. FastFlow, however, does nothing to ensure determinism. Abstracting
away memory allocation and eliminating system calls is done in MORPF, but not
in FastFlow. System calls, or syscalls, are special function calls that request that
the OS provide a resource to the invoking thread. System calls in the run-time loop
negatively impact performance because the OS must suspend the task to provide the
requested service. Because FastFlow requires more time for exchanges, it is better
used as a hardware accelerator to solve large problems with many cores [11].
As well as ensuring that no system calls are executed in the run-time loop,
MORPF also allows hard RTOS thread creation to ensure determinism. FastFlow is
capable of performing BMP, but it has no native capability to create threads with
a higher priority than interrupts. This limitation is what makes MORPF a better
approach than FastFlow if determinism is important.

2.5

MORPF and the OS

Achieving high determinism in a standard Linux kernel with minor modifications is greatly preferred over an RTOS that has the complications that real-time
13

kernels present. With advances in the Linux kernel, interrupt shielding can be used
to get the effect that an RTOS achieves.
The best way to ensure that a standard Linux kernel is sufficient for real-time
operation is to carefully eliminate certain daemons and tasks that the OS normally
performs, or put those tasks on cores that aren’t used for real-time tasks. Running
in a run level without a display, like run level 3, automatically stops many tasks that
may get in the way of real-time threads. Much of the research that went into making
MORPF an extremely deterministic framework was focused on keeping the OS from
interrupting real-time processes.

2.6

Bringing it all Together

MORPF combines the advantages of FastFlow with running an OS similar to
QNX Neutrino. The syscall-free execution of MORPF allows for a standard Linux
kernel with interrupt shielding to be a very effective RTOS. The combination of the
software framework with the specialized OS creates a unique software environment
that is not currently available on the market.
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CHAPTER 3

SOFTWARE FRAMEWORK

3.1

Overview

The MORPF software framework is able to maximize throughput by using
dedicated cores executing tasks in parallel. Using dedicated cores to perform tasks
provides full control of task distribution across all cores in a machine[3]. In MORPF,
threads are created with processor affinity set to a unique core that executes the
specified task without any interruption from other threads. The hardware interactions
are controlled within the software class structure shown in Figure 3.1. By handling
thread creation and affinity in software, the MORPF framework can execute on several
Linux OSs including RTOSs.
As Figure 3.1 shows, the RealTimeTask has a uni-directional association
with the RealTimeAbstractBehavior [12]. This association means that the
RealTimeTask executes a RealTimeAbstractBehavior on the core specified
by affinityCore without the RealTimeAbstractBehavior having any knowledge
of the RealTimeTask’s existence. This type of association should be interpreted as
a ”has a” relationship, meaning that RealTimeTask has a RealTimeAbstractBehavior. The open triangles mean ”Inheritance” with the child pointing to the
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Figure 3.1: Software Class Structure

parent. Inheritance should be read as ”is a” meaning that the child class is a parent
class, thus the AsyncPipelineStageBehavior is a RealTimeTask. The symbol between CircularFIFO and AsyncPipelineStageBehavior simply means
that every AsyncPipelineStageBehavior implements aspects of its functionality using a CircularFIFO. The PipelineInstance class then inherits from
the AsyncPipelineStageBehavior, and the PipelineInstance classes are
those that are implemented as stages and tasks when creating a MORPF pipeline.
The Thread Creation and Software Hierarchy sections of this chapter cover details of
how these classes create and manage threads.
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3.1.1

Real-Time Considerations
Real-time processes must not request anything from the OS during the real-

time execution loop. Such a request, called a system call, yields control of the thread
back to the OS. When a real-time thread yields control, the latency spikes associated
with a standard OS are incurred. Thus, syscalls such as memory allocations, sleeps,
locks, terminal prints, and file writing are forbidden during MORPF execution, and
resources for the entire pipeline must be allocated before starting pipeline execution.
Preventing syscalls by using full memory preallocation and lock-free core-tocore data exchanges results in a framework that is very resource intensive. Full memory preallocation requires that worst case numbers be used for pipeline memory heap
allocation, thus MORPF will almost certainly use more memory than is needed for
normal execution. Although worst case memory allocation results in large quantities
of memory being used, successful preallocation completion means zero heap memory
allocations occur for the remainder of the execution, thus eliminating the allocation
syscall. Lock-free data exchanges result in 100% CPU usage on every core being used
because cores spin instead of sleep, so power consumption is very high.

3.1.2

Thread Creation
All thread creation is encapsulated in the RealTimeTask class shown in Fig-

ure 3.1. When a RealTimeTask is instantiated, a RealTimeAbstractBehavior
instance is passed to the constructor. In the constructor, a child thread is launched
with affinity set to a specific core that then begins executing the specified behavior.
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Upon completion of the RealTimeTask constructor, the RealTimeAbstractBehavior thread is started and waits for an external trigger that synchronizes all
threads. The RealTimeTask owns the behavior, thus all interactions with the behavior are passed through the corresponding RealTimeTask. A single RealTimeTask is instantiated per RealTimeAbstractBehavior present in the application.
When a RealTimeTask is running, the affined core spins at 100% usage to
prevent sleeps. Note that spinning starves any processes that may be trying to run
on the core because the RealTimeTask has maximum priority. For this reason,
there can only be (numCores − 1) RealTimeTask objects, where numCores is the
number of physical (non hyper-threaded) cores on the executing machine, because at
least one core is dedicated to the OS.

3.1.3

Software Hierarchy
MORPF uses object-oriented design to allow for rapid pipeline creation/ex-

pansion with little new code being written. The software pipeline, when combined
with the hardware configuration, allows for several stages of a process to be executed
in parallel.
The RealTimeTask class manages the BMP assignments for the process.
The RealTimeAbstractBehavior class is designed to be executed on a separate thread by allowing external start and stop controls. All RealTimeAbstractBehavior children redefine only the unique behavior to be executed. Every RealTimeTask instantiation is given a unique core and a behavior in its constructor. The
RealTimeTask launches a thread to execute the behavior with affinity set to the
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defined core. Because the RealTimeTask owns the behavior, starting and stopping
the behavior are controlled through the RealTimeTask start() and stop()
methods.
In a MORPF pipeline, the pipelined stages all inherit from the AsyncPipelineStageBehavior class. As shown in the diagram, AsyncPipelineStageBehavior is a RealTimeAbstractBehavior child, which is a member of a
RealTimeTask. The RealTimeAbstractBehavior run() method is executed
after the RealTimeTask has launched a single thread to execute the behavior. The
RealTimeAbstractBehavior execute() function is ”pure virtual”, meaning
all inheriting classes must define a unique implementation of the function. The
AsyncPipelineStageBehavior class uses the execute() method to establish the communication between pipeline objects. Every child of AsyncPipelineStageBehavior must define an implementation of executeStageBehavior()
to define the unique work of the pipeline stage.

3.1.4

Algorithmic Requirements for MORPF
While this framework can improve execution time for some algorithms, it is

only suitable for algorithms that can be decomposed into stages. MORPF can be
fully exploited by a streamable application in which the data can be processed in
small subsets of the full dataset. By passing small chunks of data into the pipeline,
the stages can be triggered to run more often, thus increasing throughput.
If low power consumption is desired, MORPF is not a good option as the power
consumed is very high due to the 100% core utilization while spin waiting. This high

19

power consumption will cause the processors on a machine running MORPF to heat
up, so running in hot environments with little air flow could damage the computer’s
hardware.

3.2

Creating a Pipeline

In order to instantiate a fully-functioning pipeline, the following steps must
occur in order. The first step in creating a pipeline is to instantiate the AsyncPipelineStageBehavior children that execute a given stage. Upon creation, the
number of predecessors and successors for each stage are provided to the constructors.
The first stage of the pipeline must define what triggers the successor stage in its
executeStageBehavior() method. All other tasks will be triggered by their
predecessor. The first stage is triggered to go when the master trigger, which each
tasks must receive on creation, is set high.
Once the stages have been instantiated, they must be connected by setting
the input queue of the successor stage to the output queue of the predecessor stage
using addInputQueue() and getOutputQueue() methods. Because AsyncPipelineStageBehavior is a template, the output stage of the predecessor task
must be the same type as the input stage to the successor task or the application will
fail to compile. This type match check serves to prevent memory corruption.
After the pipeline formation, the RealTimeTask objects that manage the
behavior thread creation must be instantiated with a unique core affinity and behavior. The completion of the RealTimeTask constructor indicates that the behavior
thread is affined to a unique core and is ready to execute. Immediately following
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instantiation, the RealTimeTask start() method is called, in turn calling the
RealTimeAbstractBehavior start() method.
When all RealTimeTask objects have been instantiated and started, the external trigger is asserted to launch the real-time loop with all behaviors synchronized.
The trigger is implemented as a single volatile boolean to which all behaviors have a
handle. Once the trigger is asserted, the behaviors start running within hundreds of
nanoseconds of each other.
The real-time loop executes indefinitely until all RealTimeTask stop()
methods are called to join, or synchronize, the behavior threads and ensure that
memory is never leaked. Memory is leaked when an application doesn’t delete the
memory that it allocated. In modern OSs, memory from a single application is
deleted upon completion, but if a leak occurs in the runtime loop it’s possible to use
all resources in a machine and crash.

3.2.1

Fan-Out and Fan-In
A pipeline can only run at the speed of the slowest stage. Since some stages

are more calculation intensive than other stages, a strategy is needed to perform these
calculations faster resulting in multiple balanced stages. One strategy exploited here
is to find portions of the compute task that can be performed in parallel, creating
a fan-out. If the bottleneck stage cannot be parallelized because the computation
is inherently sequential, then breaking that stage into multiple sequential stages is
the better design choice. Figure 3.2 shows how the fan-out and fan-in stages are
implemented where every box represents a dedicated core spinning at 100% usage.
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Figure 3.2: Fan-Out Capabilities

To create an M-task fan-out stage, where M is chosen based on parallelizability of the algorithm and speedup desired, M AsyncPipelineStageBehavior
children are instantiated for the stage. The number of tasks in the stage before and
after a fan-out stage must be one. Following the fan-out stage is a fan-in stage, which
reassembles the partial data from the M previous tasks for processing.
The objective when creating a fan-out stage is to balance the load across all
cores. Careful consideration must go into the algorithm such that at creation time, the
work can be distributed evenly among cores. When the load is balanced effectively,
an M-task fan-out stage will approach a run time of 1/M because thread overhead
is so low. If the tasks in a stage have unpredictable and varying loads, instantiating
the fan-out with M cores doesn’t guarantee a run time close to 1/M. In the case of
varying load, the slowest task per update will drive the run time.
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Note that the predecessor and successor to a fan-out stage must have only
one task. If the task following a fan-out stage must also be a fan-out stage, then an
additional stage must be created between the stages to reassemble the resultant data
from the first fan-out stage to push out to the next fan-out stage.

3.3

Task Synchronization

When a single-task stage has a single-task predecessor, the only synchronization needed is that it begins execution after the predecessor stage is complete. However, in a fan-out/fan-in exchange, it is mandatory that the fan-in stage waits until all
M predecessors have completed. Although the fan-in synchronization is much more
difficult to implement than the single-task synchronization, both synchronizations are
implemented via exchange buffers as shown in 3.3.1.
The exchange from one stage to the next in MORPF must occur in a handful
of microseconds to ensure that communication overhead doesn’t drive performance.
When expecting handshaking to occur successfully on this timescale, there is potential
for overlooking a specific race condition. When a producer indicates to a consumer
that data is ready, it is obviously mandatory that the data is indeed ready. While the
code path mandates that data is written and ready before pushing the pointers onto
the queue for the successive stage, compilers and processors can rearrange instructions
that may execute the lines out of order [13]. If there is no memory barrier introduced
between instructions, then it is possible that the hardware will see an opportunity
to optimize code, inadvertently causing the producer to indicate that data is ready
before it actually is.
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This race condition is resolved by the fact that shared ptr objects are
pushed onto the queue. The reference count to a shared ptr is implemented as
an atomic counter by default, ensuring flushing of the instruction pipeline before the
counter is incremented, thus creating a memory barrier [14]. Flushing the pipeline
ensures that all instructions that should occur before the increment have in fact occurred. With this memory barrier, it is guaranteed that the producer will indeed be
ready before pushing its result data to the consumer’s queue.

3.3.1

Data Exchange Buffers
Since no heap allocation or deallocation is allowed in the real-time loop, mem-

ory regions are reused by the stage that writes to them. A sophisticated approach
to data exchange is necessary to prevent data corruption upon memory reuse and
to ensure data synchronization. Figure 3.3 illustrates two AsyncPipelineStageBehavior instances that are adjacent in the execution of a pipeline.
In this exchange, Stage N is the producer of data while Stage N+1 is the consumer. The actual data allocated at creation time is contained in the producer class.
The producer determines where to write its resultant data by constantly wrapping
around the circular data buffer [15]. When a result is written to the data buffer by the
producer, the consumer is then allowed to read from the written location to perform
calculations. To prevent a race condition where the producer thread tries to write to
a location being read by the consumer thread, the data buffer size must be greater
than or equal to two.
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Figure 3.3: Data Exchange Buffers

In its simplest form, there are only two result locations in the data buffer, at
which point data will be immediately dropped if the consuming stage falls behind
the update time. To allow for more intense computations to be completed without
dropping data, the data buffer can be expanded such that the producer can populate
several result regions and the consumer can read the data as soon as it is available to
do so.
In Figure 3.3, the input data of Stage N+1 is implemented as a circular buffer
of std::pair objects that contain an update number and a shared ptr [14] to
the result data of the preceding stage. The echange buffer has K elements which
are circularly accessed. To reduce overhead costs, the exchange circular buffers are
implemented as lock-free, single-producer single-consumer queues. These queues are
guaranteed to be thread-safe when only one thread pushes and pops from the queue,
meaning that there is no possibility of a race condition when multi-threading [15].
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Because there can only be one task pushing and popping from a queue to ensure
thread safety, an input data queue is instantiated for every predecessor task.
The producer indicates that data is ready for the consumer by pushing the
std::pair object onto the consumer’s input data queue. The consumer spins waiting for data to arrive in the queue. When an object arrives in the consumer’s queue,
processing of the data begins.
The most complex aspect of the data exchange buffers is ensuring that the
consuming task signals completion to the producing task, thus allowing the producer
to write new data. This signaling is accomplished by using shared ptr deleter
functions.
With normal pointers, it is important to keep track of all pointers accessing
a region of memory. If there are three pointers pointing to the same region, then
the memory is deleted when any one of the pointers calls delete. If the remaining
two pointers try to access the data, a segmentation fault occurs. If, however, none of
the pointers delete the memory, the memory is leaked. When using shared ptrs
instead, each pointer has a reference count tied to it. When memory is first allocated
with a shared ptr, the reference count is one. For every additional shared ptr
that references that memory location, the reference count is incremented. As pointers
are deleted, or no longer have an active reference to them, the reference count is
decremented. Once the reference count to a memory location is zero, the deleter
for the shared ptr is called. The default deleter of a shared ptr simply deletes
the underlying memory. The consumer, however, doesn’t own the memory that its
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pointers reference, so deleting the memory will result in a segmentation fault when
the producer attempts to write to the deleted memory location.
To indicate that the consumer no longer needs the producer’s data, the deleter
for the shared ptr is overwritten to increment an atomic variable in the producer
that indicates how many buffers locations are available for writing. When the producer is triggered, it first checks for an available buffer location. If the consumer has
not consumed the data that has been produced, then there will be zero buffer locations available to write, thus triggering the consumer to drop data by not performing
calculations. If, however, the consumer has indicated that data has been consumed,
the producer will have available buffer locations to write the result. The number of
available buffers is constantly being incremented and decremented by producer and
consumer until execution ends.

3.3.2

One-to-M Exchange
The predecessor to the fan-out must provide data to each of the M tasks of

the successor stage. This exchange is implemented with M output data queues in the
predecessor, while each of the M fan-out tasks has a single input data queue. When
the producer has calculated its result, it pushes an update count and a shared ptr
to its data onto every fan-out task’s input data queue.

3.3.3

M-to-One Exchange
The M-to-one exchange is by far the most complex operation because the stage

following a fan-out must guarantee all fan-out tasks be complete before processing.
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This exchange is the reason an update count is passed with every pointer to result
data. If there are M predecessor tasks, then the update count of each predecessor
must be the same before the fan-in stage can begin processing data. The fan-in stage
in this case has M input data queues, one for each of the M predecessors. The fan-in
stage spins on each of its input data queues waiting for the predecessor to push a
pointer to its result data onto the queue. When Task 0 of the fan-out stage has
calculated its result, the fan-in stage then moves to Task 1. This process continues
until Task M-1 has its result. When data is dropped, the update numbers of the fanout stages may not all be the same. When the fan-in stage is going through all input
data queues and sees that an update number is skipped, the fan-in stage abandons
that particular update number and moves on to the next one. By allowing an update
of data to drop, it is guaranteed that no partial datasets will be processed. Though
not optimal, dropping data far outweighs an incorrect result or a segmentation fault.
Figure 3.4 shows a fan-out stage with 2 tasks and the interactions between the
input queues of each task. In (a), updates 10 and 11 are presented to stage A from
its predecessor. Stage A processes update 10 in (b). In (c), a pointer to update 10’s
result is pushed to the input queues for each of the B tasks. The B tasks process
update 10 in (d) while stage A processes update 11. In (e), the lower task of B has
processed 10 and writes the result, but the upper task process takes longer than the
update time. Therefore, B keeps processing 10 past the next update while A finishes
processing 11 and pushes the pointer to the B input queues. Stage C waits until
update 10 is processed in both B tasks before proceeding, so it spins through (e).
Stage A takes in update 12 while the stage B tasks process different update counts
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Figure 3.4: Fan-Out/Fan-In Data Drop
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in (f). Data is dropped in (g) because B fell 2 updates behind. Because Stage A
didn’t have an available output location, it didn’t process update 12 data resulting
in update 12 being dropped from the pipeline. Within the update time, however,
the upper task of B finishes processing update 10 while the lower task processes 11.
Stage C begins processing update 10 in (h) once both input queues reach the same
update. As C is processing 10, B finishes processing 11 and A processes 13. Notice
that update 12 is lost now. C finishes processing update 10 in (i), while B finished
processing 11 and A processes 13. All stages begin processing the next update in (j)
without processing any partial datasets because 12 was dropped from the pipeline.

3.4

Differences betweeen MORPF and FastFlow

On the surface, MORPF and FastFlow provide the same functionality to users
while hiding the details of the implementation. Those details, however, distinguish
MORPF and FastFlow from each other. So much emphasis was put on keeping
syscalls out of the run-time loop in this section, but FastFlow relies on syscalls to
function. The biggest difference between the two frameworks is that MORPF allocates all memory at startup and uses circular buffers to prevent having to create and
destroy tasks. The data exchange buffers in MORPF, shown in Section 3.3.1, allow
for continuous execution without a single memory allocation. FastFlow, however,
relies on allocating and freeing all tasks that are exchanged between stages.
In order for FastFlow to execute quickly, it must allocate very little between
tasks. To achieve this, FastFlow implementations often pass the pointer to the base
data down the pipeline instead of passing fresh data every update. Passing pointers
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Figure 3.5: FastFlow Farm [5]

to the base data means that the original owner of the data must be responsible for
deleting it.
Another important difference between MORPF and FastFlow is that fan-out
data is handled differently. In the case of fan-out, FastFlow simply returns pointers
to subsets of the data to be processed and the fan-out stages perform work depending
on which task saw the data first. MORPF maintains order internally, so there is
no need for the ”Scheduling tags” that are shown in the bottom right of Figure 3.5.
FastFlow executes fan-out tasks out of order, so extra information is needed to ensure
that data is recollected correctly.
Where MORPF templates the behaviors to ensure type safety, FastFlow does
not. FastFlow uses pointers that are cast to the expected type. Most of the time,
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casting pointers works without incident, but it’s possible to tie stages together incorrectly, possibly resulting in memory corruption.
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CHAPTER 4

OPERATING SYSTEM PROGRESSION

4.1

Overview

In the Software Framework chapter, heavy emphasis was put on having zero
syscalls in the main runtime loop. This section describes the evolutionary process
that led to creating an OS that benefits from the syscall-free software, focusing on
the Xenomai kernel and the Linux 3.13.0 kernel.

4.2

Synthetic Testing Benchmark

The simple parallel matrix multiply pipeline in Figure 4.1 is used to demontrate the capabilities of several OSs and configurations. The pipeline performs a
multiplication of 2 128x128 floating point element matrices. Once the matrix multiply is complete, the rows of the resultant matrix are added and the maximum row
sum is written to the hard disk labeled as HDD. The classes enclosed in the dotted
line represent the /textttAsyncPipelineStageBehavior children that form a MORPF
pipeline. A queue is used to inject data into the pipeline, and the only output from
the closed pipe is the final result.
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Figure 4.1: Synthetic Benchmark

Figure 4.2: Parallel Matrix Multiplication

The Queue Manager triggers the rest of the pipeline to run every 100 microseconds and pushes a unique input matrix into the pipeline every iteration. The output
of the Queue Manager is fanned out to four Matrix Multiply stages, each of which
performs one fourth of the desired matrix multiply calculation. Figure 4.2 shows how
the work is divided into 4 tasks that work in parallel. Each red box uses a dedicated
core, so 6 cores are used to achieve the full pipeline along with a core to run the OS.
The (a) matrix is the input that is unique every 100 microseconds. The (b)
matrix is constant throughout the pipeline execution. The (c) matrix is the result
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of the matrix multiplication of the first two matrices (a * b = c). To distribute the
workload for this matrix multiply evenly, each thread multiplies half of (a) by half
of (b) to get a quadrant of (c). Thread 0 multiplies the top half of (a) by the left
half of (b) to create the top-left corner of (c). When doing matrix multiplication, the
dimensions of matrices must match up. In this example, the input matrix (a) and the
constant matrix (b) are square. However, when a quadrant of (c) is being calculated,
the actual amount of work being done is a quarter of the full amount of work. When
all four threads have calculated their respective quadrant, the Maximum Detector
reassembles the data before performing the row maximum calculation.
While this benchmark is simply a math exercise, it represents a pipelined
algorithm that can have a hard real-time constraints of 100 microseconds. Choosing
100 microseconds gives the core plenty of time to complete the work plus some extra
time to ensure determinism in the case of small latency spikes. To demonstrate this
hard real-time constraint, missing a single 100 microsecond update for each of the OS
configurations in this section is considered a failure.

4.3

Demonstrating the Need for MORPF

Figure 1.1 and Table 1.1 show the potentially disasterous effects of allowing
a standard OS to perform multi-threading. Interruptions from other processes can
cause dramatic swings in performance time, and such swings are unacceptable when
trying to perform with determinism. The first tactic used by MORPF is to perform
threading manually. Once threads are created without intervention by the OS, getting
deterministic performance relies on the OS configuration.
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Table 4.1: MORPF in Standard OS
Stage
Mult
Mult
Mult
Mult

4.4

0
1
2
3

Mean (us)

Min (us)

Max (us)

Std (us)

43.8
42.3
41.3
40.8

38.2
37.1
37.5
37.6

66.5
197.0
95.9
86.7

0.212
0.792
0.237
0.242

Proving the Need for an RTOS

Using the Linux 3.13 kernel, the matrix multiply was implemented using
MORPF. Early in the project, this was simply used to verify correctness of algorithms. The results of this experiment are shown in Table 4.1. As expected, the
worst case latency of one of the matrix multiply cores, which is 197 us, is far higher
than the mean runtime or 42.3 us, thus the standard 3.13 kernel cannot supply the
determinism needed. Switching to an RTOS is the next logical step in trying to
achieve the determinism unobtainable using the standard kernel.

4.5

The Kernel Tick

Before showing the results of using an RTOS and beyond, it’s important to
understand the kernel tick. The kernel tick is an event that occurs on every physical
core in a system. It is used to update counters and reschedule processes. The source
code shown in Listing 4.1, reveals that there is a context switch every time the kernel
tick occurs. The context switch occurs during the assignment on line 14; the context
is returned to the original conetext on line 17. This context switch results in L1 and
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L2 data and instruction cache invalidation, as shown in Chapter 5 section 5.2, and
thus results in higher execution times as data and instructions are fetched.
Listing 4.1: kernel/events/core.c Line 2870
1 void perf_event_task_tick(void)
2 {
3
struct list_head *head = &__get_cpu_var(rotation_list);
4
struct perf_cpu_context *cpuctx, *tmp;
5
struct perf_event_context *ctx;
6
int throttled;
7
8
WARN_ON(!irqs_disabled());
9
10
__this_cpu_inc(perf_throttled_seq);
11
throttled = __this_cpu_xchg(perf_throttled_count, 0);
12
13
list_for_each_entry_safe(cpuctx, tmp, head, rotation_list)
14
{
15
ctx = &cpuctx->ctx;
16
perf_adjust_freq_unthr_context(ctx, throttled);
17
18
ctx = cpuctx->task_ctx;
19
if (ctx)
20
perf_adjust_freq_unthr_context(ctx, throttled);
21
}
22 }

Before Linux kernel 3.10, the lowest configurable speed for the kernel tick was
100Hz if any processes were running on a core [16]. Thus 100 times per second, all
caches are believed to be invalidated. There is a CONFIG NO HZ option that has
been available in kernel before 3.10 that allows the kernel tick to operate at 1Hz but
only if there were 0 tasks running on a core. Developers realized that rescheduling
doesn’t have to occur if there are 0 or 1 processes running, so starting with kernel
3.10 they added the CONFIG NO HZ FULL option. With this option set, running 0
or 1 processes on a core allows for the 1Hz tick [16].
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Table 4.2: MORPF in Xenomai Kernel
Stage
Mult
Mult
Mult
Mult

4.6

0
1
2
3

Mean (us)

Min (us)

Max (us)

Std (us)

55.3
54.9
55.0
55.0

51.4
51.3
51.6
51.6

86.6
88.5
90.1
88.3

1.42
1.31
1.44
1.47

Linux 3.10 with Xenomai

Running MORPF on a Xenomai kernel guarantees the hard real-time constraints needed for this application, and the user-friendly API allows for easy integration into the MORPF software package. The results from running a Xenomai kernel
are shown in Table 4.2 as well as Figure 4.3. Results for only one processor are shown
in Figure 4.3; the other processors produce similar results.
While the worst-case runtime on all cores is less than 100 microseconds, the
standard deviations are higher than the Standard kernel because of the frequent spikes
seen in Figure 4.3. Until recently, these spikes were thought to be unavoidable. The
periodic nature of the spikes, however, led to further research and the discovery that
the kernel tick was responsible. In this kernel, however, the CONFIG NO HZ FULL
flag was set, so running in the Xenomai kernel disables the 1Hz tick.
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Figure 4.3: Xenomai Kernel Execution Times

4.6.1

Pros and Cons of Xenomai

4.6.1.1

What Does it Provide?

Xenomai gives user-space applications the ability to have threads that are able
to preempt the operating system. Even threads set to the highest priority cannot prevent interrupts from being handled by the regular OS. Xenomai Real Time threads,
however, are able to continue to execute deterministically even if a high-priority interrupt is issued on the executing core. It can do this because a Xenomai patched kernel
has a special interrupt handler running on every core which can efficiently handle interrupts without interrupting thread execution. The fact that interrupts are handled
in a special way allows for a guaranteed response time, or determinism, in a system.
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Essentially, using Xenomai threads allows consistent and fast interrupt response latencies. However, this may not be true when there are no external interrupts on the
executing machine. As a matter of fact, the cores in question should theoretically
never have any other task to do other than the task set to run on it, including OS
tasks. Therefore, the best solution is to isolate the OS from the CPUs that are used
in the system whether using Xenomai or not.

4.6.1.2

What are the Drawbacks?

A Xenomai kernel is not trivial to build. First, the kernels that can be patched
with Xenomai are restricted because newer kernels often don’t have Xenomai patches
until the newest Xenomai is released. The patches require heavy modification to the
kernel, so subtle changes to a kernel configuration often resulted in a kernel panic
that prevented the OS from booting during development.
Because Xenomai kernels are patches to standard kernels, many hardware
drivers failed to work once a kernel had been patched because some internal constants
are redefined which can conflict with drivers. During the course of this reserach,
custom low-overhead kernels for hardware like digital IO cards, A/D and D/A cards
have been written. Further, NVidia drivers had to be modified to get them installed.
The low-overhead drivers for the A/D and D/A cards were necessary regardless of the
kernel being used, but the NVidia driver was necessary because the Xenomai patch
redefined some low-level constants. The biggest downside to this constraint is that
upgrading kernel versions is difficult and simply may not be possible.
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Another big drawback to the Xenomai kernel is much more subtle. In order
for Xenomai threads to have the determinism that the RTOS provides, it must run a
”shadow” thread in the kernel together with the user-space application. This shadow
thread means that Xenomai threads actually appear as 2 processes to the OS [17].
The reason that this is a such a drawback can be seen by the result data in Section
4.5. In the results from that section, the standard deviation of the execution times
is pushed up by the consistent spikes in the dataset. The spikes are in the tens of
microseconds, so determinism is maintained, but they happen at the rate of the kernel
tick even though CONFIG NO HZ FULL is set for the kernel.

4.6.1.3

What’s the Overall Choice?

Ultimately, the conclusion was reached to discontinue use of Xenomai since the
two advantages of using Xenomai, preventings the OS from allowing interruptions and
ensuring that any rescheduling happens in a handful of microseconds, can both be
accomplished using Linux 3.13.0 with special options.

4.7

Linux 3.13.0 with Special Options

Table 4.3 shows the results of using a standard Linux 3.13.0 kernel with the
OS only running on cores 0 and 1 and all interrupts set to core 0. The steps taken
to build this kernel were derived from Jeremy Eder’s kernel suggestions to take advantage of the 1Hz kernel tick [18]. Not only are the standard deviations an order of
magnitude better than the Xenomai results because of the 1Hz tick, but the average
runtime is also better. Better average performance is the result of running a standard
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Table 4.3: MORPF in 3.13 Shielded Kernel
Stage
Mult
Mult
Mult
Mult

0
1
2
3

Mean (us)

Min (us)

Max (us)

Std (us)

43.3
40.8
41.1
40.6

39.8
39.4
39.3
39.0

57.8
55.3
55.6
53.9

0.53
0.33
0.28
0.29

Mult 1 Work time
56
54
52

Time (us)

50
48
46
44
42
40
38

0

2

4
6
Sample Number

8

10
4

x 10

Figure 4.4: Shielded 3.13 Kernel Execution Times

kernel instead of Xenomai. Further, the periodic latency spikes are much more sparse
because the kernel tick frequency is reduced to 1Hz.
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4.7.1

The Linux Kernel
The kernel used here is Linux 3.13.0 on CentOS 6.5. The kernel must be

downloaded and built to work because custom changes are required to the kernel. To
do so, execute the following as root:
Listing 4.2: Download Kernel
1
2
3
4
5
6
7
8
9

$: cd /usr/src/kernels
# Download the kernel from the linux website
$: wget https://www.kernel.org/pub/linux/kernel/v3.x/linux-3.13.tar.gz
$: tar xvzf linux-3.13.tar.gz
$: cd linux-3.13
# Build the kernel using the following commands
$: make mrproper
$: make menuconfig

In the menuconfig, just exit and save. Next, simple modifications must be
made to this kernel that will allow it to outperform a complicated RTOS.

4.7.1.1

Reducing Kernel Tick Frequency

To take advantage of the 1Hz tick, edit the .config file in the linux-3.13
directory and make the following changes:
Listing 4.3: Configure Dynamic Ticks
1
2
3
4
5

# To enable the dynamic tick
CONFIG_NO_HZ_FULL=y
# To set the tick to the lowest rate when it does fire
CONFIG_HZ=100

4.7.1.2

Cache Reap

Even with all of the changes made so far, a single syscall would still execute
when running a MORPF pipeline. The syscall was cache reap() occurring at a
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seemingly random interval. To disable cache reap(), make the following change to
the kernel config file. The cache reap() method selects cached memory to release
under memory pressure, but because all memory is allocated up front there are no
adverse effects to disabling it.
Listing 4.4: Disable cache reap()
1
2
3
4
5

#To disable cache_reap calls from happening
CONFIG_SLUB=y
#Then, disable CONFIG_SLAB because CONFIG_SLUB is set
#CONFIG_SLAB=y

4.7.1.3

Building the Kernel

Once all the above changes are made, execute the following to build the kernel,
install drivers, and add this kernel to the /etc/grub.conf boot list. Keep in mind, on
lower-end machines this can take several hours.
Listing 4.5: Build the Kernel
1
2

# It’s recommended to make with as many threads as possible
make -j 16 && make -j16 modules && make modules_install && make install

4.7.2

CPU Isolation
Now that the kernel is built, only a few more steps remain to enable booting

the kernel. First, affine the OS to cores 0 and 1, leaving cores 2 through 15 for pipeline
operations. To set the OS to execute on cores 0 and 1, isolcpus=2-15 must be
added to the boot parameter. Having done so, the OS is completely isolated from
the computation cores and the OS acts as if it is now running on a 2-core machine.
This configuration can certainly be a problem if the computer is doing a lot of work
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other than the pipelined task. Using the MORPF framework does not mean that the
computer is dedicated to the pipelined task. Having affined the OS, attention turns to
stopping daemons. One daemon is constantly balancing all interrupt requests (IRQ)
across all available cores to assure that no single core does more work than is should.
Balancing IRQs puts multiple threads on each core and triggers more frequent kernel
ticks. Therefore, the daemon must be killed by executing service irqbalance
stop on the command line, then all IRQ’s must be sent to core 0 as is done in
Appendix A.1. Another big issue is read-copy-update (RCU) daemons being run on
cores [19]. The way to get all RCU’s running on core zero is to loop through all
instances of rcu and use taskset to set their affinity to core zero [18]. Using a
script written by kernel developer Frederick Weisbecker [Appendix A.1], one can see
how many system calls are performed on a core when running for a period of time.
The objective with this script is to see that you can execute indefinitely without a
single system call or context switch other than kernel ticks.
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CHAPTER 5

EXPERIMENTAL SETUP AND RESULTS

An encryption algorithm was created to fully test the functionality of the
MORPF framework and hardware setup This encryption algorithm performs two
matrix multiply encryptions with a negation betweeen multiplies. The resulting data
is then decrypted by multiplying by the matrix inversion and negated in reverse order.
As shown in Figure 5.1, there are 8 total cores used to perform matrix multiplication.
The timing analysis in this section focuses on those cores.

5.1

Kernel Configuration Comparison

While latency and throughput are important for MORPF results, determinism is the most important factor. To demonstrate that using a standard kernel is
insufficient when it comes to determinism, the matrix encryption algorithm was executed using 128x128 input matrices in three configurations for a period of 5 minutes.
The first configuration, which is labeled as Standard, was the same Linux 3.13 kernel
used with MORPF but with no special boot arguments or interrupt handling. The
second configuration was a Linux 3.13 kernel patched with Xenomai running real-
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Figure 5.1: Multi-core Encryption

time threads. The third configuration was the MORPF kernel that incorporates core
isolation and interrupt handling.

5.1.1

Core Traces
The script developed by Frederick allows the user to view all activity that

occurred on a core during a certain program’s execution. All system calls, kernel
daemons, and interrupts are printed in the kernel traces specified in lines 54-64 of
Appendix A.1. The traces give insight to how much activity is present on a given
core, thus indicating how many opportunities exist for a task to be interrupted and
suspended by the OS.
The trace files are difficult to read, so the results have been compiled in Figure
5.2 with further analysis in Figure 5.3. These results are from the trace of core 10,
although all cores have similar activity. Core 10 was chosen simply because it is a
matrix multiply core.
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Figure 5.2: Core Events

5.1.1.1

Events on Cores

Each column in Figure 5.2 shows the activities that occurred on core 10 during
the 5-minute encryption execution with the three different kernel configurations. The
kernel tick is unavoidable, although the interval of the tick can be controlled. The
watchdog and kworker events are kernel processes that require task rescheduling to
execute but don’t take much time to execute. The external events are unacceptable
because they represent other applications that the OS is suspending the encryption
thread to run.
The Standard column reveals the importance of all the interrupt and task
shielding that has been done in the development of MORPF. The presence of the

48

watchdog and kworker interrupts is undesired because they require task rescheduling
to run. The watchdog timer simply monitors task execution to prevent tasks from
using 100% CPU usage for too long. The kworker is responsible for updating timing
statistics on the core. Both of these tasks are unnecessary, but without special consideration they will continue to run. The biggest concern is the presense of external
events. In this particular case, all external interrupts were MATLAB calls. The fact
that MATLAB was allowed to execute on core 10 is unacceptable because the hard
real-time process was suspended by the OS to allow for another application to run.
The presence of any event besides kernel ticks introduces a vulnerability for meeting
hard real-time constraints.
The Xenomai column is an improvement over the Standard column in that the
only event occurring for 5 full minutes is the kernel tick. Not only are there no kernel
tasks being performed, but more importantly the OS doesn’t allow any external tasks
to run. The only concerning part of this column is that while the only events are
kernel ticks, there are over 15,000 of them. It can be seen that there is something
happening on the Xenomai core that isn’t happening on the Standard core because
there are far fewer kernel ticks on the Standard core.
The MORPF column shows what happens when an unpatched linux kernel is
combined with CPU isolation and special interrupt handling. The two biggest things
to notice are that there are no other events other than kernel ticks occurring, and
that there are far fewer kernel ticks than are in the Xenomai and Standard kernels.
Having such little activity on a core means that the maximum amount of time is
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Figure 5.3: Kernel Tick Intervals

spent performing the algorithm desired and kernel ticks interrupt performance at a
low interval.

5.1.1.2

Kernel Tick Timing

Figure 5.3 demonstrates that the number of kernel ticks can vary significantly
between the three kernel configurations when running the same code. The top figure
shows the time between successive kernel ticks in the Standard kernel. There are
several times when the tick interval is 1 second, which means that the kernel was
running without any interruptions, but all intervals near zero indicate that there
were multiple events to run so the kernel tick could not be suppressed.
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The middle figure explains why there were so many kernel ticks in the Xenomai
kernel. The interval between kernel ticks is always 1 millisecond, which means that the
1 second kernel tick interval is never exercised. The reason that the Xenomai kernel
always ticks at the higher tick rate is that Xenomai runs what’s called a Shadow
Thread on every core to ensure hard real-time performance. The Shadow Thread is
responsible for handling interrupts in a hard real-time way, but the presence of this
extra thread means that there is always more than 1 task running on the core at a
time. Although the Shadow never needs to execute, its presence makes the kernel
tick at the higher rate.
The bottom figure shows the 1Hz kernel tick interval. The time interval between all ticks is 1 second, with three exceptions that are closer to half a second. The
ticks at half a second occur randomly and do not occur because of interrupts; they
appear to simply be part of the OS. To fully understand the kernel tick interval even
when it is suppressed requires further investigation. As the kernel tick suppression
capabilities of linux kernels gets even better, these ticks can be completely eliminated
and the best possible performance can be achieved.

5.1.2

Timing Analysis
Looking at core traces gives insight into a core’s activity, but looking at the

timing data shows how core activity translates to performance. Figure 5.1 shows
timing for the Standard kernel. The matrix multiplies are the only tasks that take
a significant amount of time to perform, as the Negation and Transmit tasks simply

51

Table 5.1: Standard Kernel Timing
Stage
Mult0-0
Mult0-1
Mult0-2
Mult0-3
Mult1-0
Mult1-1
Mult1-2
Mult1-3

Mean (us)

Min (us)

Max (us)

Std (us)

43.8
42.3
41.3
40.8
39.2
38.8
39.3
38.7

38.2
37.1
37.5
37.6
38.1
37.2
38.5
37.4

66.5
197.0
95.9
86.7
766.7
92.8
61.0
59.6

0.212
0.792
0.237
0.242
0.388
0.187
0.143
0.162

reassemble data and perform trivial work. With that in mind, only runtimes of the
matrix multiply stages are shown over the 5-minute test.
To enforce hard real-time constraints, anything taking longer than 100 microseconds is declared a failure. Each of the tables in the following sections contain
results for approximataly 3 million 128x128 float matrix encryptions. It’s important
to note that the amount of mean time spent performing the matrix multiplies is not
relavent for this thesis; the standard deviation and worst-case runtimes determine
success.

5.1.2.1

Standard Kernel

Table 5.1 shows the mean, min, max, and standard deviation runtimes for
every update over the full runtime. While all cores execute within a few microseconds
of each other on average, task Mult1-0 demonstrates the dangers of using a standard
kernel for a deterministic task. The mean, min, and std are good for this core as well
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Figure 5.4: Standard Kernel Problems

as all others, but the max is 7 times longer than what is determined to be a failure.
Having a 700+ microsecond latency spike is not uncommon, and having spikes in the
milliseconds is possible as well.
Figure 5.4 shows a subset of the work time of one of the matrix encryption
cores. This figure demonstrates exactly why the Standard kernel performs poorly with
respect to determinism. The two points labeled in the figure indicate two obvious
spikes in execution time that are expected to be a result of the kernel tick. There
are approximately 10,000 samples between the two spikes, and with the 100us update
rate that indicates 1 second of time. Having 1 second between spikes means that
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Table 5.2: Xenomai Kernel Timing
Stage
Mult0-0
Mult0-1
Mult0-2
Mult0-3
Mult1-0
Mult1-1
Mult1-2
Mult1-3

Mean (us)

Min (us)

Max (us)

Std (us)

45.9
47.7
45.6
46.0
43.8
43.9
43.5
44.1

43.1
44.7
42.4
44.0
41.6
41.7
41.7
42.3

95.3
90.6
89.9
93.8
88.9
93.8
91.5
92.8

4.29
4.35
4.21
4.38
4.19
4.29
4.22
4.28

for this portion of the graph the Standard kernel had no interruptions and executed
perfectly. However, a problem is revealed around sample 7.9e5. There are several
spikes that are separated by much less than 1 second. These spikes represent a time
when external tasks interrupted the executing core and triggered the higher tick rate.
Having external interrupts not only signals the kernel tick to execute at the higher
rate, but it also introduces chances for interrupts to fire on the cores and produce the
high worst-case runtimes seen in Table 5.1.

5.1.2.2

Xenomai Kernel

The results in Table 5.2 show a 5 minute code execution on a Xenomai kernel
with Xenomai real-time threads. It’s important to note that while the same amount of
work is being performed, the mean and min for the Xenomai kernel is approximately
5 microseconds slower across all cores than it in on a Standard kernel. The slower
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average case highlights one of the flaws with a RTOS in that to ensure determinism,
sacrifices in average performance must be made.
When looking at the max and std, the results are sufficient but as good as
the Standard kernel sometimes achieves. The maximum on all cores is below 100
us, which is considered a success but is still higher than desired. The real downside
to Xenomai appears in the Standard Deviation column. Whereas for the standard
kernel, std was about 0.2 microseconds, it is over 5 microseconds for the Xenomai
kernel. The reason for the increase, shown in Listing 5.2, is the extra kernel ticks that
cannot be suppressed.
Figure 5.2 shows the actual time-domain data of the Xenomai encryption
execution; the two data points marked show the time interval between the execution
latency spikes. Between sample 815 and 825, 10 calculations have occurred. 10
calculations with an update rate of 100us for the pipeline corresponds to 1ms, which
is indeed the kernel tick rate of the Xenomai kernel. These spikes are always present
and will always drive up the standard deviation of the runtimes. If there were an
advancement in kernel ticks that allowed for a core to receive no ticks when 0 or 1
processes are running, the Xenomai kernel performance would not improve.

5.1.2.3

MORPF Kernel

Finally, the same algorithm was run on the MORPF kernel. The results are
shown in Table 5.3 and indicate that the mean and min are approximately the same as
the Standard kernel, which is what would be expected from running in the same kernel
with no interruptions. The biggest advantage here is that the max on any of the cores
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Figure 5.5: Xenomai Kernel Tick

Table 5.3: MORPF Kernel Timing
Stage
Mult0-0
Mult0-1
Mult0-2
Mult0-3
Mult1-0
Mult1-1
Mult1-2
Mult1-3

Mean (us)

Min (us)

Max (us)

Std (us)

43.8
41.0
41.3
40.7
39.8
39.4
39.6
39.2

39.9
39.4
39.4
38.8
38.9
38.5
38.9
38.2

74.5
63.2
71.4
72.0
67.2
65.3
65.3
64.5

0.255
0.289
0.198
0.269
0.213
0.172
0.193
0.182
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is 74 microseconds, which is far below the failure case of 100 microseconds. Another
important note is that while achieving the determinism that the standard kernel could
not produce, the standard deviations are far less than those of the Xenomai kernel
because of the low kernel tick rate.
Figure 5.6 shows a subset of the runtimes in the MORPF kernel. Comparing
Figure 5.6 to Figure 5.5 explains why the standard deviation of the MORPF kernel
is so much better than that of the Xenomai kernel. While the interval between spikes
in Figure 5.5 is only 10 updates, the interval in Figure 5.6 is 10,000 updates. With
the same update rate of 100us, the spikes are separated by 1 second in time, which
confirms that the kernel tick is suppressed to its slowest rate.

5.2

Kernel Tick Impact

The kernel tick has received a lot of attention in this thesis as the culprit
behind execution time spikes. The reason the kernel tick impacts performance is that
all L1 and L2 caches are invalidated due to the tick context switch. To demonstrate
this cache invalidation, the Performance Application Programming Interface (PAPI)
was used [20] to monitor L1 and L2 cache information during runtime. With PAPI,
an application can query the hardware counters available in this linux kernel to see
when and how many cache misses occur without introducing system calls that would
affect performance.
Figure 5.7 shows the L1 data cache miss rate found when encrypting a 128x128
element matrix. While the spikes are hardly noticeable, you can see spikes separated
by 10,000 samples at 100us intervals equalling 1 second. Because the data passed
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Figure 5.6: MORPF Full Runtimes

between cores is unique for every update, the kernel tick cache invalidation doesn’t
have much of an impact. With none of the incoming data being reused by this
processor anyway, the cache invalidations don’t have much impact.
While L1 data cache misses are not dramatically affected by the kernel tick,
instruction cache misses consistently are. Figure 5.8 shows the L1 instruction cache
miss rate for the same run as is shown in Figure 5.7. Again, the number of samples
between spikes is 10,000 which equals 1 second. Unlike in Figure 5.7, however, the
number of cache misses when the kernel fires jumps dramatically. When the kernel
tick occurs, the cache invalidation increases the number of instruction cache misses
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Figure 5.7: L1 Data Cache Misses 128x128

from an average of 65 to around 200. Figure 5.9 shows the L2 instructions are
also invalidated at the same times, so the instructions must be fetched from main
memory. The time needed for the processor to fetch the additional instructions from
main memory is responsible for the spikes in processing time when the kernel tick
occurs.

5.3

Scalability of the Problem

To show that the encryption algorithm scales as expected and is uninhibited
by the MORPF framework, the parallel encryption algorithm was run on 16, 32, 64,
128, and 256 element square matrices. If the problem scaled without influence from
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Figure 5.8: L1 Instruction Cache Misses 128x128

the framework, it is expected that data cache misses and encryption runtime increase
linearly with the number of elements being encrypted.
Figure 5.10 shows that the expectation of data cache misses increasing linearly
with the number of elements holds true. Because every update introduces new data,
the number of cold misses is linearly related to the number of incoming values. While
data cache misses are expected to increase linearly with the number of elements,
the number of instruction cache misses should remain relatively similar because the
average number of cache misses is related to the number of instructions being executed
every update. The instructions executed do not change when the size of inputs
changes, so the expectation is that the mean number of misses doesn’t vary much.
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Figure 5.9: L2 Instruction Cache Misses 128x128

This expectation is confirmed when taking the mean of the instruction cache miss
rate across all runs. Figure 5.11 shows that although the number of elements being
multiplied increases exponentially, the mean instruction cache misses varies only by
a maximum of 10 overall.
Figure 5.12 shows the expectation of runtime increasing linearly with number
of elements also holds true. The work being done per update only increases as the
number of elements increases, so there are no surprises with this data.
The last interesting observation comes when analyzing how the core-to-core
exchange times scale with input. It is hard to anticipate how the exchange times will
scale, but it is reasonable for them to remain very close to constant as the problem
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Figure 5.10: Data Cache Misses vs Elements

scales because the amount of work is always the same regardless of data size. Figure
5.13 shows the exchange times between the Injection core and the following 4 Matrix
Mulitply cores. It is expected that the time between Injection and the Matrix Mulitply
cores slightly increases because of the round-robin method of triggering successive
tasks. This is only timing how long it takes for the core-to-core communication; no
data is tranferred in this timing. It is surprising to discover that the exchange times
were all within a microsecond of each other even as the number of elements increased
exponentially. The exchange rates were expected to be similar, but the scale of the
difference was surprisingly small.
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CHAPTER 6

CONCLUSIONS

6.1

Current Status

When combining the syscall-free MORPF framework with OS isolation from
executing cores, it’s possible to achieve results that are better than those of an RTOS
with all the benefits of executing in a standard linux kernel.
For common applications, or applications that don’t require rigid time constraints, implementing with MORPF is unnecessary. There are plenty of tasks, however, that require many stages of computations and cannot tolerate latency spikes.
Hardware in the Loop systems are a great example of systems that require low latency and high determinism. In such systems, software simulates inputs to a piece
of hardware based on its outputs. Thus software fully simulates everything the hardware component sees. Responding to hardware outputs in enough time to feed back
in requires determinism and low latency, and missing an update may results in unexptected behavior. In systems such as these, having the flexibility of software to adapt
and react is very convenient.
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6.2

Future Work

6.2.1

Kernel Tick Understanding
Further understanding of the Linux kernel tick is needed to be able to fully

explain all timing seen in this thesis. As the kernel tick gets more attention from
Linux kernel developers, it is possible that it could be fully isolated from the OS
allowing for indefinite runtimes with zero interruptions from kernel ticks. If or when
this occurs, the MORPF results in this thesis would improve even more without any
other changes necessary.
It is also possible that running MORPF with the same experiment and the
same OS configuration on a different computer would result in less impact from the
kernel tick. If a different computer had the ability to intelligently handle a kernel tick
without invalidating all cached information, the tick would have much less impact.

6.2.2

Alternative System Configurations

6.2.2.1

Lower-End Machines

All testing for this thesis was done on a 16-core machine, which is not available to all users. Adapting the MORPF software to a multi-machine configuration
would enhance the flexibility of the framework if determinism could be achieved across
several machines. Machines would need to communicate over a high-speed and deterministic communication network to achieve results close to those in this thesis.
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6.2.2.2

Many-Core Processors [1]

MORPF has been proven to be effective on the machine on which is was
tested. The results presented in this thesis are expected to be consistent across all
Uniform Memory Access (UMA) machines, but as the number of processors in a
system continues to grow, transitioning to Non Uniform Memory Access (NUMA)
architectures becomes necessary [11]. Further work is needed to analyze how the
MORPF software framework would be applied to a NUMA architecture; data that
flows with processors, which is already encapsulated in the MORPF software, would
be necessary to achieve good performance in NUMA architectures.
Xenomai, as well as all RTOS options considered for this thesis, is a patch to
a Linux kernel that provides hard real-time support. There are some RTOSs, like
VxWorks [21], that are not patches to Linux kernels; they are standalone RTOSs
developed to perform even better than a Linux patched RTOS. VxWorks has a very
expensive yearly license, so comparing the MORPF kernel performance with the
performance of the software executing in VxWorks would be informative to see how
the OSs compare. It’s possible that MORPF performs as well or better than VxWorks
without the yearly license cost.
Another possibility for configurations with a high number of cores is the idea
of virtualization [22]. With virtualizing, certain cores can be used to create virtual
CPUs that can work independently of the rest of the system. Analyzing how the
MORPF software works on a virtual CPU would give insight into how the framework
could effectively be used in future processors.
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APPENDIX A

LAUNCH SCRIPT

A.1
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38

run.sh

#!/bin/bash
mount -t debugfs nodev /sys/kernel/debug
NR_CPUS=$(getconf

_NPROCESSORS_ONLN)

# Migrate nocb tasks to CPU 0
# Beware, this assume that there is no online CPU > NR_CPUS
for CPU in $(seq $(($NR_CPUS-1)))
do
PIDS=$(ps -o pid= -C rcuob/$CPU,rcuos/$CPU,rcuop/$CPU)
for PID in $PIDS
do
taskset -cp 0 $PID
done
done
# Migrate irqs to CPU 0
for D in $(ls /proc/irq)
do
if [[ -x "/proc/irq/$D" && $D != "0" ]]
then
echo $D
echo 1 > /proc/irq/$D/smp_affinity
fi
done
# Delay the annoying vmstat timer far away
sysctl vm.stat_interval=120
# Shutdown nmi watchdog as it uses perf events
sysctl -w kernel.watchdog=0
# Pin the writeback workqueue to CPU0
echo 1 > /sys/bus/workqueue/devices/writeback/cpumask
DIR=/sys/kernel/debug/tracing
echo > $DIR/trace
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39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64

echo 0 > $DIR/tracing_on
# Probe what disturbs the CPU
echo 0 > $DIR/events/irq/enable
echo 1 > $DIR/events/sched/sched_switch/enable
echo 1 > $DIR/events/workqueue/workqueue_queue_work/enable
echo 1 > $DIR/events/workqueue/workqueue_execute_start/enable
echo 1 > $DIR/events/timer/hrtimer_expire_entry/enable
echo 1 > $DIR/events/timer/tick_stop/enable
echo nop > $DIR/current_tracer
echo 1 > $DIR/tracing_on
# Run the Real-Time executable
./bin/parallel-encryption
# Checkout the trace in trace.* file
cat /sys/kernel/debug/tracing/per_cpu/cpu3/trace > trace.3
cat /sys/kernel/debug/tracing/per_cpu/cpu4/trace > trace.4
cat /sys/kernel/debug/tracing/per_cpu/cpu5/trace > trace.5
cat /sys/kernel/debug/tracing/per_cpu/cpu6/trace > trace.6
cat /sys/kernel/debug/tracing/per_cpu/cpu7/trace > trace.7
cat /sys/kernel/debug/tracing/per_cpu/cpu8/trace > trace.8
cat /sys/kernel/debug/tracing/per_cpu/cpu9/trace > trace.9
cat /sys/kernel/debug/tracing/per_cpu/cpu10/trace > trace.10
cat /sys/kernel/debug/tracing/per_cpu/cpu11/trace > trace.11
cat /sys/kernel/debug/tracing/per_cpu/cpu12/trace > trace.12
cat /sys/kernel/debug/tracing/per_cpu/cpu13/trace > trace.13
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